收藏本站
Chapter 2: Getting Started
MegaWizard Plug-In Manager Design Flow
1
2–13
You must enter suitable values for the pin loading, because the values affect
timing. Unsuitable values may lead to inaccurate timing analysis.
17. Enter the board trace delays. These delays are used by the timing analysis and to
configure the datapath.
1
You must accurately set the board trace delays for your system to work in
hardware.
18. Click Show Timing Estimates , at any time in the parameterize screen ), to see the
results of the system timing analysis.
19. Click the Project Settings tab.
f
For more information on project settings, refer to “Project Settings” on
page 3–40 .
20. Enter the pin name of the clock driving the memory (+); enter the pin name of the
clock driving the memory (–). IP Toolbench suggests the name for the fed-back
clock input, but you can edit this name if you wish.
1
1
The pin names must end in [0] , even if you have more than one clock pair.
Only change the suggested clock pin names, if you have edited the clock
pin names in the top-level design file. Changing the clock pin names
changes the names of the clock outputs and fed-back clock in the example
top-level design.
21. Ensure Update the example design file that instantiates the controller variation
is turned on, for IP Toolbench to automatically update the example design and the
testbench.
22. Altera recommends that you turn on Automatically apply datapath-specific
contraints to the Quartus II project and Automatically verify datapath-specific
timing in the Quartus II project , so that the Quartus II software automatically
runs these scripts when you compile the example design.
23. Turn off Update the example design PLLs , if you have edited the PLL and you do
not want the wizard to regenerate the PLL when you regenerate the variation.
24. The constraints script analyzes and elaborates your design to automatically extract
the hierarchy to your variation. To prevent the constraints script analyzing and
elaborating your design, turn on Enable hierarchy control , and enter the correct
hierarchy path to your variation. The hierarchy path is the path to the datapath in
your DDR SDRAM controller, without the top-level name. Figure 2–1 on
page 2–14 shows a system example.
1
The constraints apply to the datapath (rather than the controller) so that if
you replace the controller logic with your own controller, the add
constraints script is still valid. So, if you maintain the entity and instance
names, the Quartus II software will correctly add the constraints to your
design.
? March 2009
Altera Corporation
DDR and DDR2 SDRAM Controller Compiler User Guide
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
IP-SLITE2 IP SERIALLITE II
IP-SRAM/QDRII IP QDRII SRAM CONTROLLER
IP-VITERBI/SS IP VITERBI LOW-SPEED
IP4220CZ6,125 IC USB DUAL ESD PROTECT 6TSOP
IPA-66-1-600-10.0-A-01-T CIRC BRKR 10A 2POLE SCREW TERM
IPR-CSC IP COLOR SPACE CONVERTER RENEW
IPR-ED8B10B IP 8B10B ENCODER/DECODER RENEW
IPS-VIDEO IP VIDEO/IMAGE PROCESSING SUITE
相关代理商/技术参数
IP-SDRAM/DDR3 功能描述:开发软件 DDR3 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/HPDDR 功能描述:开发软件 DDR SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/HPDDR2 功能描述:开发软件 DDR2 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/LPDDR2 功能描述:开发软件 DDR2 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPSE.4.33SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50)
IPSE.4.62SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50)
IPS-EMBEDDED 功能描述:开发软件 Embedded IP Suite MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPS-EVAL-EH-01 功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP